Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 18
th
, 2024, 10:16am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
High-Speed I/O Design
› Pre-emphasis w/o clock
‹
Previous topic
|
Next topic
›
Pages: 1
Pre-emphasis w/o clock (Read 4678 times)
neoflash
Community Fellow
Offline
Mixed-Signal
Designer
Posts: 397
Pre-emphasis w/o clock
Mar 20
th
, 2009, 10:41am
There is a requirement to implement Tx CML signal Pre-emphasis w/o clock.
Any reference of such kind of implementations?
Back to top
IP Logged
blam
New Member
Offline
Posts: 5
CA
Re: Pre-emphasis w/o clock
Reply #1 -
Jul 23
rd
, 2009, 12:29pm
Does w/o clock mean w/o using a flop inside the pad? Pre-emphasis in this case is only to boost the rising/falling edge with a short pulse instead of a whole bit.
Back to top
IP Logged
love_analog
Senior Member
Offline
Posts: 101
Re: Pre-emphasis w/o clock
Reply #2 -
Apr 7
th
, 2010, 2:16pm
You cannot do this. For pre-emphasis you need to use the previous bit. which means you need at least 1 flop somewhere in the chain.
Back to top
loveanalog.blogspot.com
The Power of Analog
IP Logged
supermoment
Senior Member
Offline
Posts: 167
Re: Pre-emphasis w/o clock
Reply #3 -
Apr 13
th
, 2010, 5:46pm
Preemphasis signal is at the output. Internal circuits can be any stuff as long as spec is fulfill. Preemphasis can be generated by using 1 bit or half bit method by mean of flipflop
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
»» High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.