Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 17
th
, 2024, 6:36am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design Languages
›
Verilog-AMS
› AES
‹
Previous topic
|
Next topic
›
Pages: 1
AES (Read 2184 times)
SUBU
New Member
Offline
Posts: 2
AES
Apr 09
th
, 2009, 7:14pm
i"m doing my final year project in AES algorithm.........i wrote coding for 128 bits its working sucessful,,,,,,,,,,, if input s greater than 128 bits how to modify my prog???????????
Back to top
IP Logged
jbdavid
Community Fellow
Offline
Posts: 378
Silicon Valley
Re: AES
Reply #1 -
Apr 10
th
, 2009, 12:21pm
AES is?
Back to top
jbdavid
Mixed Signal Design Verification
IP Logged
Andrew Beckett
Senior Fellow
Offline
Life, don't talk to
me about Life...
Posts: 1742
Bracknell, UK
Re: AES
Reply #2 -
Apr 12
th
, 2009, 8:52am
I expect it's
http://en.wikipedia.org/wiki/Advanced_Encryption_Standard
.
It's not obvious why this is anything to do with Verilog-AMS (presumably it's pure digital Verilog?), or how the original poster realistically expects anyone to help him given the complete lack of information in the posting!
SUBU - read your post, and think about whether anyone could know how you've programmed this, to be able to offer any suggestions to improve things?
Generally speaking, the more specific your question, the more likely you are to get an answer.
Regards,
Andrew.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
»» Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.