The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 4th, 2026, 7:16pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › System Simulators › Simulators for Networks-on-Chip
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Simulators for Networks-on-Chip (Read 3111 times)
cmos.analogvala
Community Member
***
Offline



Posts: 65
India
Simulators for Networks-on-Chip
Apr 23rd, 2009, 6:55am  
Which simulators can be used for implementation of Data Link Layer and Errr Correction Detection schemes of Networks-on-Chip ?

Thanks
CA
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2026 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to [email protected]. Consider submitting a paper or model.