Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 18
th
, 2024, 2:28am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› how to simulate output SNR in the environment of Cadence?
‹
Previous topic
|
Next topic
›
Pages: 1
how to simulate output SNR in the environment of Cadence? (Read 2175 times)
icmeiying
New Member
Offline
Posts: 6
USA
how to simulate output SNR in the environment of Cadence?
Apr 24
th
, 2009, 11:25pm
Hi,all:
I want to know how to simulate output SNR in the environment of Cadence.The circuit to be simulated is FM demodulation circuit. THanks in advance.
Back to top
I love analog ic design!
IP Logged
pancho_hideboo
Senior Fellow
Offline
Posts: 1424
Real Homeless
Re: how to simulate output SNR in the environment of Cadence?
Reply #1 -
Apr 24
th
, 2009, 11:55pm
icmeiying wrote
on Apr 24
th
, 2009, 11:25pm:
I want to know how to simulate output SNR in the environment of Cadence.The circuit to be simulated is FM demodulation circuit.
See
http://www.designers-guide.org/Forum/YaBB.pl?num=1220511510/4#4
Back to top
Kita━━━━━━(゚∀゚)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related
IP Logged
icmeiying
New Member
Offline
Posts: 6
USA
Re: how to simulate output SNR in the environment of Cadence?
Reply #2 -
Apr 26
th
, 2009, 4:02am
Thanks !
Back to top
I love analog ic design!
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.