Hi,
I imported a big hierarchical verilog design into cadence using 'Verilog In' from CIW. The problem is that the generated functional views dont have include statements anymore. As a result my ams simulator compains about the undefined constants.
  How can I solve it?
Thanks
shaf