Designer’s Guide Community

‹ Previous topic | Next topic ›

Pages: 1

analysis using cadence virtuoso in IBM PDK cmos10lpe design kit (Read 3334 times)

Mahyar

New Member

Offline

Posts: 7

analysis using cadence virtuoso in IBM PDK cmos10lpe design kit
May 08^th, 2009, 5:10pm

Hi,
I am trying to simulate a very simple differential amplifier using cadence virtuoso (IBM PKD cmos10lpe) design kit. First I built my schematic then I made a cell view (symbol) out of it in order to be able to instantiate.
I built a test bench and I put the symbol of my differential pair into it and everything is ok when I save and checked it. but when I do the DC analysis and try to see annotate the DC points, I can't see any values in the input and out put of my differential pair. As if it is not connected or I don't know what is going wrong?

IP Logged

oermens

Community Member

Offline

Posts: 86

Re: analysis using cadence virtuoso in IBM PDK cmos10lpe design kit
Reply #1 - May 8^th, 2009, 6:43pm

What version of IC and MMSIM are you using? Is the simulation actually successful? Can you post your output log? Does anything show up in Results Browser dc-op? Have you tried simulating the diffamp schematic cellview on its own (i.e. not a testbench)? Can you do Results->Direct Plot->DC and obtain voltages at the input and output of the symbol?

IP Logged

pancho_hideboo

Senior Fellow

Offline

Posts: 1424
Real Homeless

Re: analysis using cadence virtuoso in IBM PDK cmos10lpe design kit
Reply #2 - May 8^th, 2009, 10:17pm

Mahyar wrote on May 8^th, 2009, 5:10pm:

when I do the DC analysis and try to see annotate the DC points, I can't see any values in the input and out put of my differential pair.

"DC Node Voltages" are different from "DC Operation Points".
And "MATLAB" are different from "Simulink".

Do you mean "DC Operation Points" truely ?

Show me your "symbol view".
Do you surely attach "cdsTerm()" as interpreted label ?

« Last Edit: May 9^th, 2009, 12:01pm by pancho_hideboo »

Kita━━━━━━(ﾟ∀ﾟ)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related

IP Logged

Ian Junior Member Offline Posts: 27	Re: analysis using cadence virtuoso in IBM PDK cmos10lpe design kit Reply #3 - May 11^th, 2009, 5:24am You may see the DC result, if you go inside the differential amplifier block and annotate the DC operating points there.
Back to top	IP Logged

Pages: 1

‹ Previous topic | Next topic ›