The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 18th, 2024, 3:21am
Pages: 1
Send Topic Print
spectreVerilog netlist problem (Read 112 times)
jsun
Junior Member
**
Offline



Posts: 14

spectreVerilog netlist problem
May 09th, 2009, 4:32pm
 
Hi

While I used spectreVerilog for mixed-signal simulations, while netlisting I got the error message:

"The analogLib library you have currently loaded is not convenient
for simulator spectreVerilog".

Does anybody know what it means?

Thanks a lot!

JS
Back to top
 
 
View Profile   IP Logged
Berti
Community Fellow
*****
Offline



Posts: 356

Re: spectreVerilog netlist problem
Reply #1 - May 11th, 2009, 12:21am
 
Hi Jsun,

I had recently a similar problem. The reason was that those id##ts from the fab defined the required view for simulation depending on the simulator (spectre-> spectre view, spectreverilog -> spectreverilog view etc.)

Adding

--------------
UARTspectreVerilogStopViewList="spectre"
setq UARTStoreMenusInCurrent t
loadi(strcat(getShellEnvVar("UNICAD_KERNEL_ROOT") "/Uker.ile"))
---------------

in your cds.init file should work-around the problem.

Cheers
Back to top
 
 
View Profile   IP Logged
jsun
Junior Member
**
Offline



Posts: 14

Re: spectreVerilog netlist problem
Reply #2 - May 11th, 2009, 4:30pm
 
Hi Berti,

Thanks a lot! It works now... Smiley

js
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.