The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 12:29am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › Circuit Simulators › How to simulated the parasitic capcitance of the MOSFET
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
How to simulated the parasitic capcitance of the MOSFET (Read 1448 times)
andrew_wee
New Member
*
Offline



Posts: 8
How to simulated the parasitic capcitance of the MOSFET
May 18th, 2009, 8:23pm  
How to simulated the parasitic capcitance of the MOSFET using Spectre?Such as follows.
Back to top
264102162921517.JPG  
 
264102162921517.JPG
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.