The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 16th, 2024, 4:24am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › Circuit Simulators › cadence ADE error
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
cadence ADE error (Read 3626 times)
anil reddy
New Member
*
Offline



Posts: 9
India
cadence ADE error
Jul 21st, 2009, 12:47am  
hi all,

i am new to cadence ADE tool. when i simulate a simple cs stage with current source load it shows the error "input.scs :illegal parameter name specified". can anybody give the solution to rectify that?

thank you all.....
Back to top
 
 
View Profile   IP Logged
qiushidaren
Community Member
***
Offline

I am a lovely
MOSFET!

Posts: 86
Chengdu
Re: cadence ADE error
Reply #1 - Jul 21st, 2009, 1:24am  
The output log tells you where your error occures, check you use the right parameter unit, say, use lowercase u don't use uppercase U, hope that helps!
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.