The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 19th, 2024, 12:22pm
Pages: 1 2 
Send Topic Print
Stability analysis for multiple feedback loops (Read 4037 times)
thetan
New Member
*
Offline



Posts: 4

Re: Stability analysis for multiple feedback loops
Reply #15 - May 11th, 2016, 3:59pm
 
Hi Raja,

Thanks for your reply. I did not understand your second answer "hence you need to break only in the green cross. red cross is the rite one."

Can you please make this more clear?

Thanks!
Back to top
 
 
View Profile   IP Logged
raja.cedt
Senior Fellow
******
Offline



Posts: 1516
Germany
Re: Stability analysis for multiple feedback loops
Reply #16 - May 12th, 2016, 10:14am
 
Hello-
Sorry I wrote in bit confusing manner. what I am saying is we should break all the loops at a time, hence red is the only one accurate break point.

Best Regards,
Raj.
Back to top
 
 
View Profile WWW raja.sekhar86   IP Logged
thetan
New Member
*
Offline



Posts: 4

Re: Stability analysis for multiple feedback loops
Reply #17 - May 13th, 2016, 12:47am
 
Hi Raja,

Thanks for your replies and sharing your experience. I agree with you that red cross is a good point indeed as that's the place which shows real closed loop behavior. I saw in few more trials that there can be situations when inner loop (green cross point ) shows bad Phase margins even less than 40degrees. But the fast behavior seen is still the same. Saying that, I mean even if PM > 60 or PM < 40 degrees for the green cross point I don't see much change in transient response.

In the paper you attached, I liked the way gain margin explains the ringing in figure 35. From experiments I see if I increase the gain margin of red cross loop analysis to > 20dB then the transient response becomes smoother. So, may be in this design higher gain margin is a better specification. like >20dB?

Also, one another query was about your explanation of DC biasing getting disturbed with an unstable inner loop. But if this happens should it not appear in the transient response? Arent the models which we use for designing in cadence suppose to show this problem of DC biasing getting disturbed in case of an instablity? or is it something which can only be tested on-chip?

Thanks in advance!



Back to top
 
 
View Profile   IP Logged
Pages: 1 2 
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.