Designer’s Guide Community

VINAY RAO

Community Member

Offline

Posts: 74

MIXED SIGNAL SIMULATION
Dec 25^th, 2009, 6:14am

hi,,
I am using ic5141 and wrote a simple verilog-ams code for 1-bit DAC where input is digital signal and output is analog.After that i instantiated in schematic window for simulating it.
I reffered manuels to simulate this but i am not getting any proper idea for simulating mixed design.
For simulating any design, is it compulsory to go for "config"
views rather than simple schematic view??
Whats the need of config view if we dnt have any hierarchial design??

Back to top

IP Logged

sheldon

Community Fellow

Offline

Posts: 751

Re: MIXED SIGNAL SIMULATION
Reply #1 - Dec 25^th, 2009, 4:20pm

Vinay,

� Have you tried to simulate? Do you have a problem
when you simulate? Basically, if you should be able to
run ADE from Composer in this case. The only complication
will come if you have a schematic view and an verilog-a
view for the DAC. In that case you can control the order
for netlisting using the view order list, Setup -->
Environment --> Switch view list.

� � � � � � � � � � � � � � � � � � � � � � � � � �Best Regards,

� � � � � � � � � � � � � � � � � � � � � � � � � � �Sheldon

Back to top

IP Logged

VINAY RAO

Community Member

Offline

Posts: 74

Re: MIXED SIGNAL SIMULATION
Reply #2 - Dec 25^th, 2009, 9:40pm

Basically DAC is verilog-ams module,where programme i wrote in verilog-ams editor and made it as a symbol and then i instantiated to simulate it.
I simulated only verilog modules using verilog-xl and simulated only verilog-a modules in ADE, but i am nt gettng idea to simulate verilog-ams(here it is DAC) where input is digital bit and output is analog..After schematic if i open ADE how can i give digital bits for simulation. I am not understanding the exact flow for verilog-ams..

Thank you..

Back to top

IP Logged

sheldon

Community Fellow

Offline

Posts: 751

Re: MIXED SIGNAL SIMULATION
Reply #3 - Dec 26^th, 2009, 4:07am

Vinay,

�Sorry read the append wrong. If you really have a Verilog-AMS
module, then you will need to create a config view and run AMS
Designer.

� � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � Best Regards,

� � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � � Sheldon

Back to top

IP Logged

VINAY RAO Community Member Offline Posts: 74	Re: MIXED SIGNAL SIMULATION Reply #4 - Jan 1^st, 2010, 9:59pm hi,,thanx.. i simulated through ams,,its wrkng fine.. thank you..
Back to top	IP Logged