Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 16
th
, 2024, 3:26pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› stb in a specified time point in tran
‹
Previous topic
|
Next topic
›
Pages: 1
stb in a specified time point in tran (Read 2337 times)
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
stb in a specified time point in tran
Feb 06
th
, 2010, 4:46am
Hi Guys,
Spectre supports ac, noise, xf analysis at a specified time (actimes) in tran analysis. However, I find it doesn't allow stb analysis at actimes. Why not? I think that will be useful. Any comments are appreciated.
Best Regards,
Yawei
Back to top
IP Logged
pancho_hideboo
Senior Fellow
Offline
Posts: 1424
Real Homeless
Re: stb in a specified time point in tran
Reply #1 -
Feb 6
th
, 2010, 4:56am
See the followings.
http://www.designers-guide.org/Forum/YaBB.pl?num=1245967593
http://www.designers-guide.org/Forum/YaBB.pl?num=1228375784
Back to top
Kita━━━━━━(゚∀゚)━━━━━━ !!!!!
http://www7.plala.or.jp/ungeromeppa/flash/kita.html
http://www.youtube.com/watch?v=mjIxGh55bMM&feature=related
IP Logged
Andrew Beckett
Senior Fellow
Offline
Life, don't talk to
me about Life...
Posts: 1742
Bracknell, UK
Re: stb in a specified time point in tran
Reply #2 -
Feb 6
th
, 2010, 6:25am
Yawei,
Using acnames/actimes with stb analysis is support with transient (not sure why you think it isn't).
There is a bug (CCR 631862) which is to do with it not reporting the time in the results though, but apart from that it works fine.
Regards,
Andrew.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.