Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 17
th
, 2024, 8:22am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design Languages
›
Verilog-AMS
› Switching power
‹
Previous topic
|
Next topic
›
Pages: 1
Switching power (Read 2470 times)
akhil
New Member
Offline
Posts: 9
Switching power
Apr 14
th
, 2010, 12:52am
hi
I have designed 64 bit prefix adder. I used Leornado spectrum for sythesising my design but it only reports area and delay reports, no report for power .
How can i calculate switching power by calculating the switching activity in my design as in can i write a code to calculate that or is there any other way
Please reply
Thanx in advance
Back to top
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: Switching power
Reply #1 -
Apr 14
th
, 2010, 8:42am
To compute the switching power, I think you need to know something about the capacitances that are charging or discharging, and I'm not sure that's available in a gate-level model.
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
akhil
New Member
Offline
Posts: 9
Re: Switching power
Reply #2 -
Apr 14
th
, 2010, 9:12pm
Than Geoffrey ...
Any synthesis tool which gives info on power ?
Back to top
IP Logged
rajdeep
Senior Member
Offline
Posts: 220
UK
Re: Switching power
Reply #3 -
May 7
th
, 2010, 6:22am
Synposys' Synthesis tool gives some kind of power information. Its called DC analyzer ... I cant remember the name exactly....but it is one of the most popular tools used for synthesis in digital VLSI flow across many companies.
Sorry for very late and for very vague reply.
Rajdeep
Back to top
Design is fun, verification is a requirement.
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
»» Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.