Hi,

I was wondering if there is any programmable divider implemented in veriloga that is free from hidden state variables to run PSS analysis. The example shown in Kundert's paper is for a fixed ratio.

Thanks.

Daniel