Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 19
th
, 2024, 4:33am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› bsource - convert to ADS
‹
Previous topic
|
Next topic
›
Pages: 1
bsource - convert to ADS (Read 6578 times)
apprentice
Community Member
Offline
Posts: 32
bsource - convert to ADS
Apr 04
th
, 2011, 5:06pm
vb ( 3 2 ) bsource v = i(va)*5 + 1
va ( 2 1 ) vsource dc = 0
----------------------------
To convert the above netlist to a schematic in Agilent ADS, what's the right way? (Eqn based-nolinear component? Nonlinear CCVS?)
thanks
Back to top
IP Logged
apprentice
Community Member
Offline
Posts: 32
Re: bsource - convert to ADS
Reply #1 -
Apr 4
th
, 2011, 7:33pm
thanks for hint.
not sure if SDD1P or SDD2P should be used.
tried SDD2P.
could you comment the attached screen capture?
Back to top
SDD_for_bsource.png
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: bsource - convert to ADS
Reply #2 -
Apr 6
th
, 2011, 9:31am
If I were doing it, I'd use a simple CCVS with a gain of 5 in series with a 1-V dc voltage source.
(I don't know what SDD1P is.)
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
Ken Kundert
Global Moderator
Offline
Posts: 2386
Silicon Valley
Re: bsource - convert to ADS
Reply #3 -
Apr 6
th
, 2011, 4:45pm
SDD1P = symbolically defined device - one port (I believe)
This seems all very complicated if all you want is a 5 Ohm resistor in series with a 1V voltage source.
-Ken
Back to top
IP Logged
apprentice
Community Member
Offline
Posts: 32
Re: bsource - convert to ADS
Reply #4 -
Apr 6
th
, 2011, 6:10pm
thanks Geoffrey and Ken.
I'll think more about the model and try the schematics as you suggested.
Back to top
schematic_002.png
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: bsource - convert to ADS
Reply #5 -
Apr 7
th
, 2011, 7:16am
Ken's absolutely right (unless node "2" has other connections ...).
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.