Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Oct 4
th
, 2023, 3:14am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Other CAD Tools
›
Entry Tools
› Migrating from cadence IC5 to IC6.1.4
‹
Previous topic
|
Next topic
›
Pages: 1
Migrating from cadence IC5 to IC6.1.4 (Read 8505 times)
MarcoC
Junior Member
Offline
Posts: 20
Cesena, Italy
Migrating from cadence IC5 to IC6.1.4
May 05
th
, 2011, 7:17am
Hi everybody,
I'm migrating from IC5 to IC6 and I've found some trouble on do this.
I converted all the library using the right tool specified in cadence guide and now i'm getting started with this new joke.
But, i have a problem during post-layout simulations. Doing so I found the following error:
Error (SFE-23) : ¨input.scs¨ 21: c2 is an istance of an undefined model cmodel
I extracted the parasites using QRC tool and then I simulated using av_extracted view. (The normal simulation without parasites works good so for me could be an extraction problem or something like that)
Can anyone help me with some suggestions?
Back to top
IP Logged
sheldon
Community Fellow
Offline
Posts: 751
Re: Migrating from cadence IC5 to IC6.1.4
Reply #1 -
May 5
th
, 2011, 8:01pm
Marc,
One question did you do the extraction before or after the database
translation?
Best Regards,
Sheldon
Back to top
IP Logged
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
Re: Migrating from cadence IC5 to IC6.1.4
Reply #2 -
Jun 18
th
, 2011, 1:48am
Hi Marco,
Had you extracted the layout before the migration?
What is c2 in your schematic?
What is the difference between the properies, like model, for c2 in IC5 schematic and c2 in IC6.1.4 schematic?
Best Regards,
Yawei
Back to top
IP Logged
bernd
Senior Member
Offline
Posts: 229
Munich/Germany
Re: Migrating from cadence IC5 to IC6.1.4
Reply #3 -
Jun 29
th
, 2011, 6:15am
I guess extraction was done before the migration.
Best is to rerun the extraction after the migration and the
give it another try.
* bernd
Back to top
Just another lonesome cad guy
IP Logged
DC82
New Member
Offline
Posts: 1
Re: Migrating from cadence IC5 to IC6.1.4
Reply #4 -
Sep 9
th
, 2011, 6:58am
maybe it could be due to a configuration in the QRC "netlisting" window.
parasitic capacitor models -> include models, the simulator expects a defined model for the capacitor. Try "do not include" option
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
»» Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2023
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.