Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 16
th
, 2024, 2:42pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› about hspice output file
‹
Previous topic
|
Next topic
›
Pages: 1
about hspice output file (Read 2624 times)
lhlbluesky_lhl
Senior Member
Offline
Posts: 115
about hspice output file
Oct 19
th
, 2011, 6:39am
when i do hspice simulation for tran analysis, the output files include only: *.ic0, *.st0, *.lis, and there is no *.tr0 file, why?
is there anything wrong here?
thanks.
Back to top
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: about hspice output file
Reply #1 -
Oct 20
th
, 2011, 10:00am
Any number of things could be wrong:
1) you didn't actually request a transient analysis
2) there was an error running the sim
3) your netlist didn't specify anything to go in the .tr0 file
(perhaps you have a .measure?)
Take a close look at the .options in the netlist and any errors/warnings in the .lis
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: about hspice output file
Reply #2 -
Oct 25
th
, 2011, 1:04am
hello,
apart from the above reasons if you forget to probe any node v or i then also it wont give any .tr0 file.
Thanks,
Raj.
Back to top
IP Logged
spiceoracle
Junior Member
Offline
Posts: 21
USA
Re: about hspice output file
Reply #3 -
Nov 2
nd
, 2011, 9:02am
Make sure that you have the statement:
.option post
in your netlist
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.