Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 17
th
, 2024, 4:41pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design Languages
›
Verilog-AMS
› ADE can't find veriloga view
‹
Previous topic
|
Next topic
›
Pages: 1
ADE can't find veriloga view (Read 134 times)
Charlie
New Member
Offline
Posts: 2
ADE can't find veriloga view
Dec 12
th
, 2011, 2:02pm
I have generated a veriloga view for my schematic in Cadence environment. The spectre netlister can't find the veriloga view. It can find my schematic view and the veriloga view is in the same cell.
I have changed my switch view list to have veriloga first. I even put veriloga in the stop view list (first).
I also tried making a config file and specifying which block to use veriloga for but the issue is the same.
I'm guessing that I have some sort of larger setup issue. Any ideas?
Thanks!
Back to top
IP Logged
boe
Community Fellow
Offline
Posts: 615
Re: ADE can't find veriloga view
Reply #1 -
Dec 13
th
, 2011, 3:37am
Hi Charlie,
Verilog-A views are preprocessed after closing the editor. You should get a report on syntax checking etc. Only after this has completed successfully you can use the view.
Do you use a config view?
- B O E
Back to top
IP Logged
Charlie
New Member
Offline
Posts: 2
Re: ADE can't find veriloga view
Reply #2 -
Dec 19
th
, 2011, 9:11am
Hi BOE,
Turns out Cadence required that I open and close the veriloga file again before it would recognize it. Weird that I'd have to do it twice. Since then I've had no problems.
Thanks,
Charlie
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
»» Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.