fabian
Junior Member
Offline
Posts: 19
Europe
|
Dear All,
I am wondering if there is a standard for code level to model an analog block in veriloga. For example, code 0 could be the model in veriloga of only the pinout of the block, code 1 could be current supply of the block added from code 0 and so on ...
Best regards, Fabian
|