Designer’s Guide Community :: Forum

Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.

Jul 16^th, 2024, 4:09pm

	HomeHelpSearchLoginRegisterPM to admin

The Designer's Guide Community Forum › Design Languages › Verilog-AMS › I(<vin>) and I(vin,vin)

‹ Previous topic | Next topic ›

Pages: 1

Send Topic

Print

I(<vin>) and I(vin,vin) (Read 3952 times)

ywguo Community Fellow Offline Posts: 943 Shanghai, PRC	I(<vin>) and I(vin,vin) Jul 12^th, 2012, 7:08pm Hi Guys, I see the following code in a verilogams model. What does it mean with I(<vin>) and I(vin,vin)? `ifdef __VAMS_ENABLE__ iin_val = I(<vin>); `else iin_val = I(vin,vin); `endif Best Regards, Yawei
Back to top	IP Logged

Ken Kundert Global Moderator Offline Posts: 2386 Silicon Valley	Re: I(<vin>) and I(vin,vin) Reply #1 - Jul 12^th, 2012, 9:02pm I don't know what I(vin,vin) means, but I(<vin>) signifies a port current. Presumably I(vin,vin) means the same, and this model is written to operate on two different simulators that have different ways of representing port currents. -Ken
Back to top	IP Logged

boe Community Fellow Offline Posts: 615	Re: I(<vin>) and I(vin,vin) Reply #2 - Jul 17^th, 2012, 9:05am Yawei, Ken, From V-AMS reference: "OVI Verilog-A 1.0 syntax for a current probe is I(a,a). OVI Verilog-AMS 2.0 changes this to I(<a>)." The syntax given works for both. - B O E
Back to top	IP Logged

ywguo Community Fellow Offline Posts: 943 Shanghai, PRC	Re: I(<vin>) and I(vin,vin) Reply #3 - Jul 17^th, 2012, 7:08pm Hi Ken and B O E, After read your posts, I find the description about probes in OVI Verilog-A LRM 1.0 and accellera Verilog-AMS LRM 2.3.1. It is clear now. Thank you very much. Yawei
Back to top	IP Logged

Pages: 1

Send Topic

Print

‹ Previous topic | Next topic ›

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.