Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Jul 16
th
, 2024, 4:12pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design Languages
›
Verilog-AMS
› I(<vin>) and I(vin,vin)
‹
Previous topic
|
Next topic
›
Pages: 1
I(<vin>) and I(vin,vin) (Read 3953 times)
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
I(<vin>) and I(vin,vin)
Jul 12
th
, 2012, 7:08pm
Hi Guys,
I see the following code in a verilogams model. What does it mean with I(<vin>) and I(vin,vin)?
`ifdef __VAMS_ENABLE__
iin_val = I(<vin>);
`else
iin_val = I(vin,vin);
`endif
Best Regards,
Yawei
Back to top
IP Logged
Ken Kundert
Global Moderator
Offline
Posts: 2386
Silicon Valley
Re: I(<vin>) and I(vin,vin)
Reply #1 -
Jul 12
th
, 2012, 9:02pm
I don't know what
I(vin,vin)
means, but
I(<vin>)
signifies a port current. Presumably
I(vin,vin)
means the same, and this model is written to operate on two different simulators that have different ways of representing port currents.
-Ken
Back to top
IP Logged
boe
Community Fellow
Offline
Posts: 615
Re: I(<vin>) and I(vin,vin)
Reply #2 -
Jul 17
th
, 2012, 9:05am
Yawei, Ken,
From V-AMS reference: "OVI Verilog-A 1.0 syntax for a current probe is I(a,a). OVI Verilog-AMS 2.0 changes this to I(<a>)."
The syntax given works for both.
- B O E
Back to top
IP Logged
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
Re: I(<vin>) and I(vin,vin)
Reply #3 -
Jul 17
th
, 2012, 7:08pm
Hi Ken and B O E,
After read your posts, I find the description about probes in OVI Verilog-A LRM 1.0 and accellera Verilog-AMS LRM 2.3.1. It is clear now. Thank you very much.
Yawei
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
»» Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.