Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 16
th
, 2024, 11:33am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› Creating Symbol
‹
Previous topic
|
Next topic
›
Pages: 1
Creating Symbol (Read 1118 times)
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Creating Symbol
Dec 09
th
, 2012, 5:25am
Hello,
I have an inductor net-list generated from ADS which is comparable to spectra (.scs). But i don't know how to create symbol corresponding to this net-list, can any one tell me how to create this?
Thanks,
Raj.
Back to top
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: Creating Symbol
Reply #1 -
Dec 10
th
, 2012, 5:46am
Are there more than just two ports/terminals? If it's just a few, I would just create a new symbol cellview. If there are a lot, then you might see if the "create cellview from cellview" command allows you to start with a netlist.
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: Creating Symbol
Reply #2 -
Dec 10
th
, 2012, 6:33am
hello,
i did that, simply i have created a schematic with same number of pins and created symbol from there, now i have deleted the schematic and planing to use symbol but where to import .scs file??
Thanks,
Raj.
Back to top
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: Creating Symbol
Reply #3 -
Dec 10
th
, 2012, 10:21am
I think you have to do something with the "stop view list" -- maybe search this forum for that phrase. There's a way to tell the netlister that it shouldn't go looking for the schematic, but instead copy in the .scs file or text view.
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
Ken Kundert
Global Moderator
Offline
Posts: 2386
Silicon Valley
Re: Creating Symbol
Reply #4 -
Dec 10
th
, 2012, 11:15am
The following threads might be useful to you:
How to import a spice netlist to schematic
Instantiating a netlist
-Ken
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.