The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 8:19pm
Pages: 1
Send Topic Print
Error during simulation (Read 2040 times)
fuzail
New Member
*
Offline



Posts: 3

Error during simulation
Jun 16th, 2013, 7:37am
 
Hi all,

I have made verilog-A model of switches and using them in the circuit to perform simulation. Here spectre gives me error like "too few terminals given (3<4)".

Here i have two types of switches one is 3 terminal switch (vin,vcontrol,vout) and other is four terminal switch (vref+,vref-,vcontrol,vout) .

Operation of 1st switch is simple if vcontrol>vth then switch closed else open. (vth is given as parameter in code)

Operation of second switch is
if vcontrol>vth vout=vref+
else vcontrol <vth vout=vref-

I made symbols of both n using in switched integrator circuit along with fully differential-opamp but giving the error as described above.

If switch2(four terminal switch) is removed spectre is not showing any error..... Any help on this would be appreciated

Thanks--
Fuzail
Back to top
 
 
View Profile   IP Logged
rfidea
Senior Member
****
Offline



Posts: 159
Europe
Re: Error during simulation
Reply #1 - Jun 16th, 2013, 12:54pm
 
I have a longshot... Have you the same name of the switches in the two veriloga codes? Easy done if one cell originates from a copy of the other one. I have done that mistake myself a long time ago and got the same problem.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.