The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 17th, 2024, 8:28pm
Pages: 1
Send Topic Print
Modeling Gm(t) of a hard-limiter Voltage to Current converter. (Read 516 times)
Ricky Chen
Community Member
***
Offline



Posts: 49

Modeling Gm(t) of a hard-limiter Voltage to Current converter.
Jul 05th, 2013, 12:22pm
 
Dear All,
I have modelled a hard-limiter V-to-I converter (Gm(t)).
I want to add a noise white current noise Source in parallel to it as I= 4*K*T*Gm(t).
Can anybody please tell how to write the code for that ?

My hard-limiter V-to-I converter (Gm(t)) code is as below:-

// VerilogA for VERILOG_A_MODEL, HARD_LIMIT_GM, veriloga

`include "constants.vams"
`include "disciplines.vams"

module HARD_LIMIT_GM(in,out);
 inout in,out;
 parameter real vtrans = 0;
 parameter real tdelay = 0 from [0:inf);
 parameter real trise = 1p from (0:inf);
 parameter real tfall = 1p from (0:inf);
 parameter real Gm=-5m;
 electrical in,out;
 real vout_val;
 analog begin

        @ (cross(V(in) - vtrans, 1))  vout_val = 1;
        @ (cross(V(in) - vtrans, -1)) vout_val = 0;

        I(out) <+ Gm * transition( vout_val, tdelay, trise, tfall);
 end  
endmodule

Kind Regards,
Back to top
 
 
View Profile   IP Logged
Geoffrey_Coram
Senior Fellow
******
Offline



Posts: 1999
Massachusetts, USA
Re: Modeling Gm(t) of a hard-limiter Voltage to Current converter.
Reply #1 - Aug 2nd, 2013, 8:51am
 
Wouldn't it just be

   I(out) <+ white_noise(4 * `P_K * $temperature * Gm);

?
Back to top
 
 

If at first you do succeed, STOP, raise your standards, and stop wasting your time.
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.