Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Oct 18
th
, 2024, 3:19am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
High-Speed I/O Design
› What do you mean by "synchronous edge detection"?
‹
Previous topic
|
Next topic
›
Pages: 1
What do you mean by "synchronous edge detection"? (Read 3616 times)
iVenky
Senior Member
Offline
Posts: 101
Silicon Valley
What do you mean by "synchronous edge detection"?
Jul 17
th
, 2013, 9:21am
I was reading this classic paper my Razavi on different classes of CDR. There the edge detection used for Hogge's PD is termed as "synchronous". I know the working of Hogge's PD. I just couldn't get why he is calling that edge detection synchronous. Can anybody help?
Back to top
IP Logged
BackerShu
Community Member
Offline
Posts: 64
Re: What do you mean by "synchronous edge detection"?
Reply #1 -
Feb 23
rd
, 2014, 2:43pm
Not clear about your question.
Actually, Hogge PD does data sample only. It doesn't do edge detection.
In the paper, I think "synchronous" means the pules are synchronized with CK, which is conventional meaning of synchronous.
Back to top
Thanks and Regards!
BackerShu
https://www.linkedin.com/pub/shu-guanghua/26/b72/711
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
»» High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.