Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 14
th
, 2024, 2:05pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Other CAD Tools
›
Entry Tools
› Automation using cadence SKILL language
‹
Previous topic
|
Next topic
›
Pages: 1
Automation using cadence SKILL language (Read 5411 times)
chn
New Member
Offline
Posts: 5
Automation using cadence SKILL language
Aug 24
th
, 2015, 3:43am
What are the benefits of automation using SKILL language and how to perform an automation in it? Any Example? Please share...
Back to top
IP Logged
Tako
Community Member
Offline
Posts: 83
Re: Automation using cadence SKILL language
Reply #1 -
Aug 25
th
, 2015, 4:12am
Here you go:
http://docslide.us/documents/running-ocean-based-simulations-a.html
. Read this.
Back to top
IP Logged
chn
New Member
Offline
Posts: 5
Re: Automation using cadence SKILL language
Reply #2 -
Aug 25
th
, 2015, 4:50am
Thanks for the reply...can you send some examples of the automation of custom design flow using SKILL language....it will be great help...
Back to top
IP Logged
Tako
Community Member
Offline
Posts: 83
Re: Automation using cadence SKILL language
Reply #3 -
Aug 25
th
, 2015, 5:33am
You have them in the article.
You can generate a script from a simulation from ADE L/XL. It is shown in the document.
Back to top
IP Logged
chn
New Member
Offline
Posts: 5
Re: Automation using cadence SKILL language
Reply #4 -
Aug 25
th
, 2015, 10:08pm
Thanks.........I am working on "Design several modules to automate recurring design tasks for Cadence Virtuoso (schematic and layout)". Any article or example regarding this ? I am a beginner, please share....
Back to top
IP Logged
Tako
Community Member
Offline
Posts: 83
Re: Automation using cadence SKILL language
Reply #5 -
Aug 26
th
, 2015, 5:05am
I see. I am only using SKILL/OCEAN to automate simulation, thus I will rather not help.
Try looking into official cadence site. There should be tutorials and examples.
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
»» Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.