The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 29th, 2024, 1:31am
Pages: 1
Send Topic Print
frequency divider with second order SDM has abs jitter of half vco (Read 2292 times)
cmosa
New Member
*
Offline



Posts: 9
IIT
frequency divider with second order SDM has abs jitter of half vco
Aug 28th, 2017, 6:40pm
 
I have prepared a verilog a model for frequency divider with second order SDM. The divided frequency output has absolute jitter of  half VCO cycle.
I can not figure out why.
Details of Model:
1. Started from integer frequency divider model from designer's guide. 2. modified it to accept N from a file
3. From my matlab code of SDM write N sequence to a file

Simulation Setup:
VCO clock (2.56GHz) fed to frequency_divider_sdm (fracN=0.5)

Output:
Output Frequency is correct 2.56G/98.5.
However it has absolute jitter of half vco cycle.

Please suggest me wherer I am going wrong
Back to top
 

freq_divider_abs_jitter.PNG
View Profile   IP Logged
cmosa
New Member
*
Offline



Posts: 9
IIT
Re: frequency divider with second order SDM has abs jitter of half vco
Reply #1 - Aug 28th, 2017, 6:41pm
 
Here is the code of frequency divider with sdm
Back to top
 

code.PNG
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.