The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 18th, 2024, 8:20pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › Circuit Simulators › Transmission Gate in CMOS Simulation in Cadence
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Transmission Gate in CMOS Simulation in Cadence (Read 955 times)
repah
Community Member
***
Offline



Posts: 68
Transmission Gate in CMOS Simulation in Cadence
Jan 29th, 2018, 2:10pm  
I want to design a transmission gate in Cadence/Spectre and what would the test bench be to simulate the RON/ROP and the combination of the two in Cadence ?

What is the input to the transmission gate and what is the load ?

What does the test bench look like ?
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.