Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 17
th
, 2024, 4:31am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design Languages
›
Verilog-AMS
› VIM syntax highlighting for Verilog-AMS 2.2
‹
Previous topic
|
Next topic
›
Pages: 1
VIM syntax highlighting for Verilog-AMS 2.2 (Read 1571 times)
Myles Prather
New Member
Offline
Posts: 2
VIM syntax highlighting for Verilog-AMS 2.2
Aug 15
th
, 2005, 12:28pm
I sent it to Bram. He'll be including it in the next release of vim. Until then:
http://www.vim.org/scripts/script.php?script_id=1329
Enjoy!
Back to top
IP Logged
Ken Kundert
Global Moderator
Offline
Posts: 2386
Silicon Valley
Re: VIM syntax highlighting for Verilog-AMS 2.2
Reply #1 -
Aug 15
th
, 2005, 11:38pm
Thanks. I have added a pointer to it on the Links page.
-Ken
Back to top
IP Logged
Myles Prather
New Member
Offline
Posts: 2
Re: VIM syntax highlighting for Verilog-AMS 2.2
Reply #2 -
Aug 16
th
, 2005, 7:55am
Cool. I've got 18 dl's already. I wouldn't have guessed it would be that high. I guess more people use "the best editor" than I thought ;).
Back to top
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: VIM syntax highlighting for Verilog-AMS 2.2
Reply #3 -
Aug 18
th
, 2005, 10:17am
There's also a Verilog mode for emacs:
http://www.verilog.com/verilog-mode.html
It doesn't support AMS, but you can add "analog" to the list of keywords and you're mostly there.
-Geoffrey
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
jbdavid
Community Fellow
Offline
Posts: 378
Silicon Valley
Re: VIM syntax highlighting for Verilog-AMS 2.2
Reply #4 -
Oct 12
th
, 2005, 1:40am
and one for nedit for both Verilog-AMS and Verilog-A
(Verilog and VHDL come built in)
editor
www.nedit.org
--
go to the contributions ftp site to get
http://www.nedit.org/ftp/contrib/highlighting/
verilogAMS.pats
and
VerilogA.pats
Back to top
jbdavid
Mixed Signal Design Verification
IP Logged
jbdavid
Community Fellow
Offline
Posts: 378
Silicon Valley
Re: VIM syntax highlighting for Verilog-AMS 2.2
Reply #5 -
Oct 12
th
, 2005, 1:41am
And I think the Cadence AE's can get you a Verilog-A one for emacs - or so I'm told..
jbd
Back to top
jbdavid
Mixed Signal Design Verification
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
»» Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.