Hello all,

May be anybody knows any links to a soft for exporting the VHDL-A models to Verilog-A models? In particularly, I’m interesting the subset of the languages covering the semiconductor devices models.

Thanks for any help!

Sergey.