The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 5th, 2024, 2:53am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Simulators › Circuit Simulators › Parasitic inductance of the packaging?
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Parasitic inductance of the packaging? (Read 1620 times)
avar
New Member
*
Offline



Posts: 2
Parasitic inductance of the packaging?
May 14th, 2004, 12:01am  
Hi,

Does anyone know how i can insert the parasitic inductance of the packaging in an extracted netlist. Note that i'm working CADENCE.

Thank you.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.