Hi,
 I read that the "loop delay" of a PLL degrades its phase margin.

Can any one tell me the exact definition of "loop delay" of a PLL? ( I have a rough idea, but Iam not able to find a golden definition  :(  )

Thanks in advance
Tommy