The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 26th, 2024, 3:43pm
Pages: 1
Send Topic Print
question on lvds (Read 6060 times)
navin_kumar
Junior Member
**
Offline



Posts: 15

question on lvds
Aug 24th, 2005, 1:54am
 


Hi all
in the LVDS transmitter
we need multi phases front the reference clock
then  we can generate the required clock phases from the input clock it self
then what is the need for  the pll
and which is used for frequency multiplication
Back to top
 
 
View Profile   IP Logged
Bharat Srivastava
Guest




Re: question on lvds
Reply #1 - Aug 31st, 2005, 5:42am
 
I am not very clear from the question, but i can explain the reason for frequency multiplication.

As LVDS is serial interface, it converts data from parallel to serial. therefore clock needs to be multiplied by 7x (x is the clock freq at the core), if 8 bit data are coming fromt the core at the tick of the clock.

let me know whether I answered ur question.

thanks
-Bharat
Back to top
 
 
  IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: question on lvds
Reply #2 - Aug 31st, 2005, 5:55pm
 
Hi, Bharat,

Why does the clock need to be multiplied by 7x for 8 bit data from the core? Is it a typo error?

It should be 8x for 8bit data, or 8 phase for 8 bit data.


Best regards,
Yawei
Back to top
 
 
View Profile   IP Logged
bsrivastava
New Member
*
Offline



Posts: 2

Re: question on lvds
Reply #3 - Sep 1st, 2005, 3:51am
 
Yawei,
Sorry, It is a typo, I am serializing 7 bits coming from the core not 8 bits. I am getting the serialized data at my inout of predriver
The very first edge of clock freq x and 7x is common.
Back to top
 
 
View Profile   IP Logged
navin_kumar
Junior Member
**
Offline



Posts: 15

Re: question on lvds
Reply #4 - Sep 8th, 2005, 12:20am
 
hi, bharat
 ur correct
for  serializing 7 to single  it requires that many phases to make the datarate that much faster than the input
if we r going to serialize a 28 bits or 30 multiplier of 30 or 28 and it will increse the vco output frequency and automatically power consumption
--main aim is tminimization of power consumption and transfer the datarate at that high speeds
please give me any good link on lvds exept national.com
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.