The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 6th, 2024, 12:15pm
Pages: 1
Send Topic Print
Very Low Power Crystal Oscillator (Read 5855 times)
ramakrishna
Junior Member
**
Offline



Posts: 13

Very Low Power Crystal Oscillator
Sep 15th, 2005, 1:25am
 
Hello all,
            I am designing a Low power crystal oscillator to operate at three different frequencies 10khz, 32.768khz and 100khz. I am using the circuit proposed in Eric Vittoz "CMOS Analog Integrated Circuits Based on Weak Inversion".  

1. What is the best way to start up this circuit.
2. This is a 1977 paper, I am not sure if there are any problems with this architecture or Do I need take care any issue specifically.

Thanks,
Ramakrishna
Back to top
 
 
View Profile   IP Logged
vivkr
Community Fellow
*****
Offline



Posts: 780

Re: Very Low Power Crystal Oscillator
Reply #1 - Sep 24th, 2005, 6:35am
 
Hi Ramakrishna,

I think you can look up a few more papers in JSSC about crystal oscillators. These are rather complex systems to handle, and startup for low-power cases is nontrivial, both from the point of design and analysis.

I don't know what you mean by start-up here. I hope you are not referring to startup in simulations. This is not related to real-world startup in case your oscillator satisfies the AC criteria for oscillation, as noise or power-up may be enough to initiate oscillation in most cases. The problem that I encountered the only time I did work with this kind of a circuit was stabilizing the amplitude of oscillation.

I suggest you look at the following papers  in JSSC:

1. Aebischer et. al., July '97. - (500nA Xtal osc)
2. Vittoz et. al., June '88 - (Theory and Application)

There are a few other papers as well, but I think you will find most of the material in these two. Vittoz's paper should be useful.

Hope this is useful.

Regards
Vivek
Back to top
 
 
View Profile   IP Logged
ramakrishna
Junior Member
**
Offline



Posts: 13

Re: Very Low Power Crystal Oscillator
Reply #2 - Sep 25th, 2005, 7:03am
 
Hello Vivek,
 Thanks for the reply.
 
  The problem I have is that it is taking lot of simulation time for the amplitude of oscillations to get stabilized. I had given a current pulse on one of the nodes of the cystal model which starts the oscillations and the amplitude of the pulse applied is determining the initial amplitude of oscillation and thus simulation time that the oscillator's output takes to settle to its regulated value.    
  So I have to do lot of iterations to find out the right pulse amplitude that starts the simulations close to the final amplitude. This is time taking.  

My question is: Is there any better way to do this.

2. After the Voltage regulated output of the oscillator settles in simulation I am finding some kind of variation in the amplitude of the order of 100 uV, I think this is because of the finte impedance of the transistor biased in weak-inversion which alongwith a capacitor acts as a filter whose output goes to amplitude regulation circuit.  I think this is going to show up as jitter in the Square wave that is produced using the regulated oscillations.

My question is: Did you see this kind of effect during your simulations. What care did you take during design and layout of that transistor that gives us >100Mohms of resistance in weak inversion.

   Thanks for the information and experience you are sharing. It will be of great value to me.

Ramakrishna
Back to top
 
 
View Profile   IP Logged
ywguo
Community Fellow
*****
Offline



Posts: 943
Shanghai, PRC
Re: Very Low Power Crystal Oscillator
Reply #3 - Sep 28th, 2005, 9:54pm
 
Ramakrishna,

It always takes very long time to simulate crystal oscillator because it has very high Q (about 10^5). Some SPICE OPTIONS change the final amplitude obviously in transient simulation. For eg., method=gear or method=trapzoid.  Those OPTIONS change the simulation time, too.

I often don't have accurate crystal models. So I don't know what the amplitude for the real circuit will be when I design the crystal oscillators.

So don't care the final steady amplitude. It is OK if the osc. starts up. Sometimes I modify the crystal models to lowers its Q value so that the simulation time reduces very much.

As the 100uV ripple when the XOSC is in steady state. I think it is maybe due to the numerical error of the circuit simulator.


Best regards,
Yawei

Back to top
 
 
View Profile   IP Logged
vivkr
Community Fellow
*****
Offline



Posts: 780

Re: Very Low Power Crystal Oscillator
Reply #4 - Sep 29th, 2005, 6:39am
 
Hi Ramakrishna,

Yawei is right. You really have to live with the slow simulation. A little improvement may be obtained by using a lossless integration method such as "traponly" if you use Spectre. If your AC calculation shows that you fulfil the startup criteria, then usually startup itself should not be an issue.

About the 100uV variation in amplitude, I am not so sure if I saw such a thing in my simulation. If it is indeed numerical error, then it is quite big. You should try to tighten the simulator accuracy options and see if it is reduced or if it goes away.

To my understanding, if the amplitude varies without causing any frequency variation in the crystal output, then you would not see jitter due to this if you convert it to a digital output. However, the amplitude variation indirectly changes the frequency of the crystal.

Vpk -> Gm -> Fosc.

The dependence is weak but it is there and you need to know how much jitter you can tolerate.

A well-designed oscillator should not really show much variation. You should try to stabilize the amplitude better. I believe the techniques are discussed in the papers I mentioned earlier. Vittoz mentions these and shows some curves for the amplitude control.

Good Luck
Vivek
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.