Paul Geraedts
Community Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/stargold.gif) ![* *](https://designers-guide.org/forum/Templates/Forum/default/stargold.gif)
Offline
![](https://designers-guide.org/forum/avatars/smiley.gif)
GIGO
Posts: 60
Enschede, Netherlands
|
Just wondering: is Verilog-D containing delays synthesizable? And more specifically: are non-integer delays synthesizable (for instance as part of an asynchronous controller)? What about the accuracy of such RC-delays? I know it's is almost analog design, but who knows it's possible!
|