The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 21st, 2024, 5:08am
Pages: 1
Send Topic Print
Setting for loop analysis in non-high impedance no (Read 3080 times)
georgejor
Junior Member
**
Offline



Posts: 15

Setting for loop analysis in non-high impedance no
Sep 29th, 2005, 8:18am
 
Dear all,

I have a question about loop analysis, hope anyone can help me. Thank you very much!

I want to break a close-loop circuit to perfrom stability analysis (gain & phase margin) now. Normally, i should break the node where is the high impedance point (e.g. between OTA's output and input).

But the node that i want to break is between Drain of M1 and Source of M2. If i break it and insert inductor, capacitor and ac-source into it, the couple effect between drain and source is ignore. So, what can i do?

I had tried to duplicated the M2 and connect it to M1 in parallel, so that Drain of M0 can still see the source of M2, but Ids in M0 is double. Seems not correct, right?

Please help me! Thanks!

Best Regards,
George
Back to top
 
 
View Profile   IP Logged
sheldon
Community Fellow
*****
Offline



Posts: 751

Re: Setting for loop analysis in non-high impedanc
Reply #1 - Sep 29th, 2005, 8:24am
 
Georgejor,

   Without a schematic, it is difficult to understand
where M1 and M2 are in the circuit. Some comments:
1) Spectre supports stability analysis and will calculate
    the gain and phase margin directly for you. See the
    documentaiton for details.
2) In general, "opening" the loop using inductors and
    capacitors is not a recommended method for simulating
    op-amp stability, see Ken boon, "The Designer's Guide
    to SPICE and Spectre" for details.

                                                            Best Regards,

                                                                Sheldon
Back to top
 
 
View Profile   IP Logged
georgejor
Junior Member
**
Offline



Posts: 15

Re: Setting for loop analysis in non-high impedanc
Reply #2 - Sep 29th, 2005, 8:48am
 
Thank you for your reply!

Here is the diagram of the circuit. acutally, it is a circuit in paper "AREA-EFFICIENT LINEAR REGULATOR WITH ULTRA-FAST LOAD REGULATION"


I perform an analysis as follow:

In this setting, the couple effect of M0 drain and M4 source is ignore.

So, it is modified as follow:

But the Ids of M0 is doubled!
So, how can i do? Thank you!
Back to top
 
 
View Profile   IP Logged
georgejor
Junior Member
**
Offline



Posts: 15

Re: Setting for loop analysis in non-high impedanc
Reply #3 - Sep 29th, 2005, 8:49am
 
May i add one more thing, i am using HSPICE instead of Spectre. Thanks
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.