Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Aug 25
th
, 2024, 10:17pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Analog Design
› Channel Charge Injection Simulation
‹
Previous topic
|
Next topic
›
Pages: 1
Channel Charge Injection Simulation (Read 3769 times)
Raj
New Member
Offline
Posts: 4
India
Channel Charge Injection Simulation
Oct 06
th
, 2005, 11:14pm
Hello All,
Can anyone tell me the way to simulate Channel Charge Injection. Does Spectre and SmartSpice support this?
Thanks in advance,
Packiaraj.V.
Back to top
IP Logged
juddy
New Member
Offline
Posts: 3
Re: Channel Charge Injection Simulation
Reply #1 -
Oct 23
rd
, 2005, 11:44am
I am also Confused about this.
I wonder if the BSim3 model has corresponding parameters?
Anyboby Helps?
Back to top
IP Logged
ywguo
Community Fellow
Offline
Posts: 943
Shanghai, PRC
Re: Channel Charge Injection Simulation
Reply #2 -
Oct 26
th
, 2005, 3:16am
Hi,
I'm not familiar with BSIM3 model, but I'm sure that you will see channel charge injection if you simulate a MOS switch using SPICE like simulator.
Best regards,
Yawei
Back to top
IP Logged
Paul
Community Fellow
Offline
Posts: 351
Switzerland
Re: Channel Charge Injection Simulation
Reply #3 -
Oct 26
th
, 2005, 12:14pm
Hi,
I agree with Yawei. The MOS model you use may influence the accuracy of the injected charge, as different channel charge definitions are used throughout the device models.
Paul
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
»» Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.