chip
Junior Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/starblue.gif)
Offline
Posts: 12
|
It's lock time is about 100us I use nanosim to simulate it,and i set up properly for the trade-pff between accuracy and speed - i think so:) but the simulation is too slow,as pre-layout simulation,it takes 4 days to finish the simulation about 100us Can someone guys share some experiences about speed-up the simulation of PLL?
thanks
|