The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 21st, 2020, 9:04am
Pages: 1
Send Topic Print
questions about test of PLL and VCO (Read 1918 times)
chip
Junior Member
**
Offline



Posts: 12

questions about test of PLL and VCO
Oct 22nd, 2005, 8:25am
 
1.about I/O circuit,How to choose the PAD for test?Beacause of the high speed output,do I have to choose LVDS PAD?
and is the speed of the I/O important?If i decide to design PAD myself,what should I pay special attention for?
2.about package,because of the high speed output,do I have to use flip chip package?
Could I use normal package and LVDS PADs,then construct circuit at board level to recovery the signal?
3.how will the problems above and the measurement instrument influence the measurement of the jitter of our PLLand VCO

thanks a lot:)
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2020 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.