Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
May 12
th
, 2024, 4:13pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Mixed-Signal Design
› switch capacitor integrator simulation
‹
Previous topic
|
Next topic
›
Pages: 1
switch capacitor integrator simulation (Read 3107 times)
c.h.zheng
New Member
Offline
Posts: 6
switch capacitor integrator simulation
Dec 07
th
, 2005, 11:37pm
for everone:
I design a sc integrator on cadence spectre,but i don't know how to simulate it,please give me some advice,thanks very much.
Back to top
IP Logged
Cri Azzolini
Community Member
Offline
Posts: 48
University of Parma, Italy
Re: switch capacitor integrator simulation
Reply #1 -
Dec 8
th
, 2005, 8:47am
Hi Zheng,
probably you want to simulate the frequency response of your filter. In this case I suggest you the analysis PSS and PAC which are the steady-state and AC analysis for a periodic circuit (like SC-filters).
The circuit should be fed with a PAC signal (you can use "vsource" or "port" in "analogLib") and the output voltage can be plotted from ADE with Result-> DirectPlot-> MainForm.
If you are not interested to the sidebands of the (sampled) output signal the "maximum sidebands" in PSS analysis and "harmonics" in PSS should be both set at 0 (base-band).
Bye,
Cri
Back to top
IP Logged
c.h.zheng
New Member
Offline
Posts: 6
Re: switch capacitor integrator simulation
Reply #2 -
Dec 9
th
, 2005, 11:23pm
Hi Cri,thank you!i will try according to your ideas,but if you have some reference about sc simulation,can you share?my email address:wwwzhenghao@163.com,thanks!
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
»» Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.