ywguo
|
Hi, vivkr,
As well known, the clock jitter deteriorate the performance of the ADC, especially that of high speed ADC. And differetial clock is more robust than single-ended clock.
Differential signals like LVDS is a good choice to minimize clock jitter on a PCB board, or in an SOC.
Best regards, Yawei
|