The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 1st, 2024, 6:18am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design Languages › Verilog-AMS › Phase domain model of DLL
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Phase domain model of DLL (Read 7939 times)
ggr
Guest
Phase domain model of DLL
Dec 23rd, 2005, 6:03am  
HI,

how to model VCDL in phase domain?

I extracted the phase noise from the blocks of a DLL. what changes to be made to the models given in the PLL Noise paper so that I can include those extracted parameters?

thanks
rs
Back to top
 
 
  IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.