Hi,

I am using a simple latch with back-back connected load devices providing +ve feedback
on a diff pair, and a clamping diode.

This latch has a turn-on delay which is dependent on the input common-mode voltage
but the turn-off delay is relatively constant.

Does anyone have any suggestions on how the variation may be minimized?

Thanks
Vivek

Hi Steven,

I only have one stage in my comparator. As for the delay variation, normally you have to balance
the PMOS and NMOS devices to adjust the delay skew. In my case, there was skew even despite this.

The reason was that the tail current source (I have a preamp only) had too little headroom during the
large swings. I fixed this by adjusting device sizes and the variation went away.

Normally, this should not have caused a problem if there are complementary inputs on the latch. In my
case, one input was fixed and the other was changing. Hence, there was an inherent asymmetry which was
worsened when the input fall too low, causing small Vds across the tail current, and modulating it.

In a fully differential scenario, the modulation is same in both cases and no net variation is seen.

Regards
Vivek