Designer’s Guide Community

Ken Kundert

Global Moderator

Offline

Posts: 2384
Silicon Valley

AMS Designer Pin Properties
Feb 16^th, 2006, 12:15pm

I am trying to configure AMS Designer to support connect modules that properly conform to the local power supplies. I looked in the user's guide for the AMS Designer Environment. In there, it talks about setting net and pin properties (netDiscipline and supplySensitivity). I have looked all over Artist and cannot find a way to access these pin properties. Can someone please give me a hint as to where to look?

Thanks,
-Ken

Back to top

IP Logged

bernd Senior Member Offline Posts: 229 Munich/Germany	Re: AMS Designer Pin Properties Reply #1 - Feb 17^th, 2006, 12:26am Ken, I don't know certain if it is what you're looking for, because I'm relatively new with AMS Designer. But in DFII 4.1.41 USR3 in the schematic create pin option form or edit properties form for pins there are PWR and Gnd sensitivity settings. Bernd
Back to top	Just another lonesome cad guy IP Logged

Ken Kundert Global Moderator Offline Posts: 2384 Silicon Valley	Re: AMS Designer Pin Properties Reply #2 - Feb 19^th, 2006, 10:35pm Bernd, Thanks for your response. Those properties do not show up for me. Perhaps it is because I don't have write permission on the schematic. However, we found another way. -Ken
Back to top	IP Logged

schehrazi

Community Member

Offline

Posts: 45
University of CA, LA

Re: AMS Designer Pin Properties
Reply #3 - May 20^th, 2006, 2:44pm

Hi,

This is how I set the pin properties when I simulate Verilog code with VerilogA or ... in a schematic. After choosing SpectreVerilog as the simulator, you can go to your schematic window, click on Mixed Signal->Inerface Element -> cell and then click on the cell that you want to set the properties for. A window will pop up which allows you to set pin properties.
I hope this helps.

Back to top

IP Logged

jbdavid Community Fellow Offline Posts: 378 Silicon Valley	Re: AMS Designer Pin Properties Reply #4 - Aug 5^th, 2006, 3:27am My BMAS paper this year happens to have examples of supply sensitive connect models as used in CML interface models.. its not availble to the public yet but it will be at www.bmas-conf.org soon. Jonathan
Back to top	jbdavid Mixed Signal Design Verification IP Logged