gitarrelieber
Junior Member
![* *](https://designers-guide.org/forum/Templates/Forum/default/starblue.gif)
Offline
Posts: 12
Villach
|
Hi Marc,
I think the only limitation is the design rule. You can approximate the round curve with tiny rectangualr cells. The resultant edges will contain small zig-zags. But you will not notice them if you look at the spiral inductor at distance. It is inefficient to manually draw the layout of the spiral inductor. Of course you will need a programming language like SKILL in cadence to generate it automatically. But as said, it is generally possible to realize the inductor in CMOS processes. It is only very time-consuming. This is also the reason why most of the designer are reluctant to do it. You can refer to the following paper for more detail. The inductor described there contains some extra features to reduce the proximity effect and skin effect. Nevertheless, those extra features have already been patented.
Werker. H, et.al.," A 10 GB/s SONET-Compliant CMOS Transreiver with Low Cross-Talk and Intrinsic Jitter, " IEEE Journal of Solid-State Circuits, Vol. 39, No. 12, December 2004.
Regards, Jiawen Analog Design
|