Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 26
th
, 2024, 2:40pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design Languages
›
Verilog-AMS
› Read data from external file
‹
Previous topic
|
Next topic
›
Pages: 1
Read data from external file (Read 3381 times)
prego64
New Member
Offline
Posts: 1
Irvine
Read data from external file
May 22
nd
, 2006, 8:57am
Can somebody show me howto read in external data from a ASCII file into an array ?
For example: I have a file with three integer numbers (one number per line), that I want to assign to an array x[0]...x{2].
The documentation on fread() is very limited or non-existant.
Thanks !
Bernd
Back to top
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: Read data from external file
Reply #1 -
May 24
th
, 2006, 4:22am
1364-2005 has $fscanf -- as well as more documentation on the system tasks for handling files than the AMS LRM does.
Some simulators already support the new 1364 for the digital engine and have brought that support over for AMS.
You might also consider the $table_model in AMS.
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
rajdeep
Senior Member
Offline
Posts: 220
UK
Re: Read data from external file
Reply #2 -
May 31
st
, 2006, 7:56am
Is there any equivalent table model concept in VerilogA??
Back to top
Design is fun, verification is a requirement.
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1999
Massachusetts, USA
Re: Read data from external file
Reply #3 -
May 31
st
, 2006, 9:33am
$table_model is in Verilog-A. (That is, it's in AMS, and the LRM doesn't exclude $table_model from the "analog only subset"; ergo, it is in Verilog-A.)
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
»» Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.