The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Aug 18th, 2024, 5:25am
Pages: 1
Send Topic Print
CMOS PA Design Question (Read 1331 times)
nikogian
New Member
*
Offline



Posts: 2

CMOS PA Design Question
Jun 01st, 2006, 6:28am
 
Hi all,
I am trying to design an RF CMOS PA and I face the following problem:
I am biasing the PA at 0.5V using a voltage swing of 0.6V (trying for it to be class B) with a fairly large FET (W = 3200 u, L = 0.35u). When I simulate the PA, the Fet seems to never turn off and always draws DC current from the source! however when I use a smaller FET the problem ceases to exist and the PA works fine. I also see an abnormal spike in small frequences during the AC simulation when I use the large FET.
Is  this normal? I suspect it's a parasitic effect that must be faced.
The frequency of operation is 2.4GHz.
I can post the simulation results if it helps

Thanks in advance,
Giannis    
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.