The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 18th, 2024, 9:55pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › DCMATCH Analysis
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
DCMATCH Analysis (Read 2042 times)
bihari
New Member
*
Offline



Posts: 1
DCMATCH Analysis
Jun 09th, 2006, 3:11pm  
Hi,

I am a little confused about the way dcmatch analysis works.  How does the simulator know the 3σ numbers for Vt and Beta?
Are mvtwl, mvtwl2, mvt0, mbewl, and mbe0 used to specify the statistical variations? If so how are these related to Vt and Beta?

Thanks!
Back to top
 
 
View Profile   IP Logged
mikki33
Community Member
***
Offline

Analog/Mixed
Signal/High Speed

Posts: 57
Israel
Re: DCMATCH Analysis
Reply #1 - Jun 11th, 2006, 8:57am  
If you have a design kit from the foundary, it is built in. If not, You have to calculate and enter SIGMAs.
Back to top
 
 
If you don't have time to do it good
you will find time to do it again
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.