I'm not sure I understand your question but I think I understand your problem. You must design a PLL to meet opposing performance requirements and design constraints. I have not seen a PLL design recipe that suits all PLLs. Perhaps that's why PLL designers have no trouble finding work these days. However, I can recommend an approach to the general design problem. In the absence of a reliable design recipe, I usually build AND VALIDATE a computationally efficient (i.e. fast) model of the system, along with simulation testbenches for all the performance metrics and design constraints of interest. Several CAE tools today have design optimizers. The models and testbenches bring these tools to bear on the design problem. In no way do I mean to imply that this approach is a "single stroke" solution.  I always have to try several starting points and do several iterations to find a good solution. However, armed with the proper models and testbenches, the optimizers and parameter-sweeping tools let you explore the design space more quickly. Sometimes, I can prove that a solution does not exist. Such information is critical in negotiating specification relief.