HI..
I am a VHDL beginer, some question..ㅠㅠ
doing the simulation..

If used signal assignment in a procedure(sequential subprogram), does delta delay apply to it(alike in a sequential process)??

If assign signal after delta time, when does signal assign?? Does it happen after procedrue finished(END)??